ARM[®] Instruction Set Quick Reference Card

Key to Tables		{endianness}	Can be BE (Big Endian) or LE (Little Endian).
{cond}	Refer to Table Condition Field. Omit for unconditional execution.	<a_mode2></a_mode2>	Refer to Table Addressing Mode 2.
<operand2></operand2>	Refer to Table Flexible Operand 2. Shift and rotate are only available as part of Operand2.	<a_mode2p></a_mode2p>	Refer to Table Addressing Mode 2 (Post-indexed only).
<fields></fields>	Refer to Table PSR fields .	<a_mode3></a_mode3>	Refer to Table Addressing Mode 3.
<psr></psr>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	<a_mode4l></a_mode4l>	Refer to Table Addressing Mode 4 (Block load or Stack pop).
{S}	Updates condition flags if S present.	<a_mode4s></a_mode4s>	Refer to Table Addressing Mode 4 (Block store or Stack push).
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	<a_mode5></a_mode5>	Refer to Table Addressing Mode 5.
Q	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.	<reglist></reglist>	A comma-separated list of registers, enclosed in braces { and }.
GE	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.	<reglist-pc></reglist-pc>	As <reglist>, must not include the PC.</reglist>
x,y	B meaning half-register [15:0], or T meaning [31:16].	<reglist+pc></reglist+pc>	As <reglist>, including the PC.</reglist>
<immed_8r></immed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.	{!}	Updates base register after data transfer if ! present.
{ X }	RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.	+/-	+ or (+ may be omitted.)
<prefix></prefix>	Refer to Table Prefixes for Parallel instructions	§	Refer to Table ARM architecture versions.
<p_mode></p_mode>	Refer to Table Processor Modes	<iflags></iflags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
R13m	R13 for the processor mode specified by	{R}	Rounds result to nearest if R present, otherwise truncates result.

Operation	§	Assembler	Su	pda	tes		Q	Action
Arithmetic Add		ADD{cond}{S} Rd, Rn, <operand2></operand2>	Ν	Ζ	С	V		Rd := Rn + Operand2
with carry		ADC{cond}{S} Rd, Rn, <operand2></operand2>	Ν	Ζ	С	V		Rd := Rn + Operand2 + Carry
saturating	5E	QADD{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm + Rn)
double saturating	5E	QDADD{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm + SAT(Rn * 2))
Subtract		SUB{cond}{S} Rd, Rn, <operand2></operand2>	Ν	Ζ	С	V		Rd := Rn - Operand2
with carry		<pre>SBC{cond}{S} Rd, Rn, <operand2></operand2></pre>	Ν	Ζ	С	V		Rd := Rn - Operand2 - NOT(Carry)
reverse subtract		RSB{cond}{S} Rd, Rn, <operand2></operand2>	Ν					Rd := Operand2 - Rn
reverse subtract with carry		RSC{cond}{S} Rd, Rn, <operand2></operand2>	Ν	Ζ	С	V		Rd := Operand2 - Rn - NOT(Carry)
saturating		QSUB{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm - Rn)
double saturating	5E	QDSUB{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm - SAT(Rn * 2))
Multiply	2	MUL{cond}{S} Rd, Rm, Rs	Ν		C^*			Rd := (Rm * Rs)[31:0]
and accumulate		MLA{cond}{S} Rd, Rm, Rs, Rn	Ν		C*			Rd := ((Rm * Rs) + Rn)[31:0]
unsigned long	Μ	UMULL{cond}{S} RdLo, RdHi, Rm, Rs	Ν		C^*			RdHi,RdLo := unsigned(Rm * Rs)
unsigned accumulate long	Μ	UMLAL{cond}{S} RdLo, RdHi, Rm, Rs	Ν	Ζ	C^*	V^*		RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs)
unsigned double accumulate long	6	UMAAL{cond} RdLo, RdHi, Rm, Rs						RdHi,RdLo := unsigned(RdHi + RdLo + Rm * Rs)
Signed multiply long	Μ	SMULL{cond}{S} RdLo, RdHi, Rm, Rs	Ν		C^*			RdHi,RdLo := signed(Rm * Rs)
and accumulate long	Μ	SMLAL{cond}{S} RdLo, RdHi, Rm, Rs	Ν	Ζ	C*	V*		RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs)
16 * 16 bit		SMULxy{cond} Rd, Rm, Rs						Rd := Rm[x] * Rs[y]
32 * 16 bit	5E	SMULWy{cond} Rd, Rm, Rs						Rd := (Rm * Rs[y])[47:16]
16 * 16 bit and accumulate	5E	SMLAxy{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[x] * Rs[y]
32 * 16 bit and accumulate	5E	SMLAWy{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + (Rm * Rs[y])[47:16]
16 * 16 bit and accumulate long	5E	SMLALxy{cond} RdLo, RdHi, Rm, Rs						RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y]
Dual signed multiply, add	6	SMUAD{X}{cond} Rd, Rm, Rs					Q	Rd := Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
and accumulate	6	SMLAD{X}{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
and accumulate long	6	SMLALD{X}{cond} RdHi, RdLo, Rm, Rs					Q	RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Dual signed multiply, subtract		SMUSD{X}{cond} Rd, Rm, Rs					Q	Rd := Rm[15:0] * RsX[15:0] – Rm[31:16] * RsX[31:16]
and accumulate	6	SMLSD{X}{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
and accumulate long	6	SMLSLD{X}{cond} RdHi, RdLo, Rm, Rs					Q	RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] – Rm[31:16] * RsX[31:16]
Signed most significant word multiply	6	SMMUL{R}{cond} Rd, Rm, Rs						Rd := (Rm * Rs)[63:32]
and accumulate	6	SMMLA{R}{cond} Rd, Rm, Rs, Rn						Rd := Rn + (Rm * Rs)[63:32]
and subtract	6	SMMLS{R}{cond} Rd, Rm, Rs, Rn						Rd := Rn - (Rm * Rs)[63:32]
Multiply with internal 40-bit accumulate								Ac := Ac + Rm * Rs
packed halfword	XS	MIAPH{cond} Ac, Rm, Rs						Ac := Ac + Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
halfword	XS	MIAxy{cond} Ac, Rm, Rs						Ac := Ac + Rm[x] * Rs[y]
Count leading zeroes	5	CLZ{cond} Rd, Rm						Rd := number of leading zeroes in Rm

Operation		§	Assembler	S update	es (GE	Action
Parallel	Halfword-wise addition	6	<prefix>ADD16{cond} Rd, Rn, Rm</prefix>			GE	Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
arithmetic	Halfword-wise subtraction	6	<prefix>SUB16{cond} Rd, Rn, Rm</prefix>			GE	Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]
	Byte-wise addition	6	<prefix>ADD8{cond} Rd, Rn, Rm</prefix>			GE	$ \begin{array}{l} Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], \\ Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0] \\ \end{array} $
	Byte-wise subtraction	6	<prefix>SUB8{cond} Rd, Rn, Rm</prefix>			GE	$\begin{array}{l} Rd[31:24]:=Rn[31:24]-Rm[31:24], Rd[23:16]:=Rn[23:16]-Rm[23:16], \\ Rd[15:8]:=Rn[15:8]-Rm[15:8], Rd[7:0]:=Rn[7:0]-Rm[7:0] \end{array}$
	Halfword-wise exchange, add, subtract	6	<prefix>ADDSUBX{cond} Rd, Rn, Rm</prefix>			GE	Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
	Halfword-wise exchange, subtract, add	6	<prefix>SUBADDX{cond} Rd, Rn, Rm</prefix>			GE	Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
	Unsigned sum of absolute differences	6	USAD8{cond} Rd, Rm, Rs				$ \begin{array}{l} Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) \\ + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) \end{array} $
	and accumulate	6	USADA8{cond} Rd, Rm, Rs, Rn				$\begin{array}{l} Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) \\ + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) \end{array}$
Move	Move		MOV{cond}{S} Rd, <operand2></operand2>	NZC			Rd := Operand2
	NOT		MVN{cond}{S} Rd, <operand2></operand2>	N Z C			Rd := 0xFFFFFFFF EOR Operand2
	PSR to register	3	MRS{cond} Rd, <psr></psr>				Rd := PSR
	register to PSR		MSR{cond} <psr>_<fields>, Rm</fields></psr>				PSR := Rm (selected bytes only)
	immediate to PSR	3	MSR{cond} <psr>_<fields>, #<immed_8r></immed_8r></fields></psr>				PSR := immed_8r (selected bytes only)
	40-bit accumulator to register		MRA{cond} RdLo, RdHi, Ac				RdLo := Ac[31:0], RdHi := Ac[39:32]
	register to 40-bit accumulator	XS	MAR{cond} Ac, RdLo, RdHi				Ac[31:0] := RdLo, Ac[39:32] := RdHi
	Сору	6	CPY{cond} Rd, <operand2></operand2>				Rd := Operand2
Logical	Test		TST{cond} Rn, <operand2></operand2>	NZC			Update CPSR flags on Rn AND Operand2
	Test equivalence		TEQ{cond} Rn, <operand2></operand2>	NZC			Update CPSR flags on Rn EOR Operand2
	AND		AND{cond}{S} Rd, Rn, <operand2></operand2>	N Z C			Rd := Rn AND Operand2
	EOR		EOR{cond}{S} Rd, Rn, <operand2></operand2>	NZC			Rd := Rn EOR Operand2
	ORR		ORR{cond}{S} Rd, Rn, <operand2></operand2>	NZC			Rd := Rn OR Operand2
	Bit Clear		BIC{cond}{S} Rd, Rn, <operand2></operand2>	N Z C			Rd := Rn AND NOT Operand2
Compare	Compare		CMP{cond} Rn, <operand2></operand2>	NZC	v		Update CPSR flags on Rn – Operand2
	negative		CMN{cond} Rn, <operand2></operand2>	N Z C	V		Update CPSR flags on Rn + Operand2
Saturate	Signed saturate word, right shift	6	<pre>SSAT{cond} Rd, #<sat>, Rm{, ASR <sh>}</sh></sat></pre>		(5	Rd := SignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-32.</sh></sat>
	left shift		<pre>SSAT{cond} Rd, #<sat>, Rm{, LSL <sh>}</sh></sat></pre>		(2	Rd := SignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
	Signed saturate two halfwords	6	SSAT16{cond} Rd, # <sat>, Rm</sat>		¢	2	Rd[31:16] := SignedSat(Rm[31:16], sat), Rd[15:0] := SignedSat(Rm[15:0], sat). <sat> range 0-15.</sat>
	Unsigned saturate word, right shift	6	USAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>		(2	Rd := UnsignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-32.</sh></sat>
	left shift		USAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>		(2	Rd := UnsignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
	Unsigned saturate two halfwords	6	USAT16{cond} Rd, # <sat>, Rm</sat>		(2	Rd[31:16] := UnsignedSat(Rm[31:16], sat), Rd[15:0] := UnsignedSat(Rm[15:0], sat). <sat> range 0-15.</sat>

ARM Instruction Set Quick Reference Card

Operation		§	Assembler	Action	Notes
Pack	Pack halfword bottom + top	6	PKHBT{cond} Rd, Rn, Rm{, LSL # <sh>}</sh>	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL sh)[31:16]. sh 0-31.	
	Pack halfword top + bottom	6	PKHTB{cond} Rd, Rn, Rm{, ASR # <sh>}</sh>	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR sh)[15:0]. sh 1-32.	
Signed	Halfword to word	6	SXTH{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend	Two bytes to halfwords	6	SXTB16{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:16] := SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
	Byte to word	6	SXTB{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Unsigned	Halfword to word	6	UXTH{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend	Two bytes to halfwords	6	UXTB16{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:16] := ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
	Byte to word	6	UXTB{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Signed	Halfword to word, add	6	SXTAH{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend with add	Two bytes to halfwords, add	6	SXTAB16{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:16] := Rn[31:16] + SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
	Byte to word, add	6	SXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Unsigned	Halfword to word, add	6	UXTAH{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend with add	Two bytes to halfwords, add	6	UXTAB16{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	$ \begin{array}{l} Rd[31:16] := Rn[31:16] + ZeroExtend((Rm ROR (8 * sh))[23:16]), \\ Rd[15:0] := Rn[15:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3. \end{array} $	
	Byte to word, add	6	UXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Reverse bytes	In word	6	REV{cond} Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
	In both halfwords	6	REV16{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
	In low halfword, sign extend	6	REVSH{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF	
Select	Select bytes	6	SEL{cond} Rd, Rn, Rm	Rd[7:0] := Rn[7:0] if GE[0] = 1, else Rd[7:0] := Rm[7:0] Bits[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]	
Branch	Branch		B{cond} label	R15 := label	label must be within ±32Mb of current instruction.
	with link		BL{cond} label	R14 := address of next instruction, R15 := label	label must be within ±32Mb of current instruction.
	and exchange	4T,5	BX{cond} Rm	R15 := Rm, Change to Thumb if Rm[0] is 1	
	with link and exchange (1)	5T	BLX label	R14 := address of next instruction, R15 := label, Change to Thumb	Cannot be conditional. label must be within ±32Mb of current instruction.
	with link and exchange (2)	5	BLX{cond} Rm	R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1	
	and change to Java state	5J, 6	BXJ{cond} Rm	Change to Java state	
Processor	Change processor state	6	CPSID <iflags> {, #<p_mode>}</p_mode></iflags>	Disable specified interrups, optional change mode.	Cannot be conditional.
state		6	CPSIE <iflags> {, #<p_mode>}</p_mode></iflags>	Enable specified interrups, optional change mode.	Cannot be conditional.
change	Change processor mode	6	CPS # <p_mode></p_mode>		Cannot be conditional.
	Set endianness	6	SETEND <endianness></endianness>	Sets endianness for loads and saves.	Cannot be conditional.
				<endianness> can be BE (Big Endian) or LE (Little Endian).</endianness>	
	Store return state	6 6	SRS <a_mode4s> #<p_mode>{!}</p_mode></a_mode4s>	[R13m] := R14, [R13m + 4] := CPSR	Cannot be conditional.
	Return from exception Breakpoint	6 5	RFE <a_mode4l> Rn{!} BKPT <immed 16=""></immed></a_mode4l>	PC := [Rn], CPSR := [Rn + 4] Prefetch abort <i>or</i> enter debug state.	Cannot be conditional. Cannot be conditional.
Software	Software interrupt	3	BKPT <1mmed_16> SWI{cond} <immed 24=""></immed>	6	24-bit value encoded
interrupt				Software interrupt processor exception.	in instruction.
No Op	No operation	5	NOP	None	

Operation		§	Assembler	Action	Notes
Load	Word		LDR{cond} Rd, <a_mode2></a_mode2>	Rd := [address]	Rd must not be R15.
	User mode privilege		LDR{cond}T Rd, <a_mode2p></a_mode2p>		Rd must not be R15.
	branch (§ 5T: and exchange)		LDR{cond} R15, <a_mode2></a_mode2>	R15 := [address][31:1]	
				(§ 5T: Change to Thumb if [address][0] is 1)	
	Byte		LDR{cond}B Rd, <a_mode2></a_mode2>	Rd := ZeroExtend[byte from address]	Rd must not be R15.
	User mode privilege		LDR{cond}BT Rd, <a_mode2p></a_mode2p>		Rd must not be R15.
	signed		LDR{cond}SB Rd, <a_mode3></a_mode3>	Rd := SignExtend[byte from address]	Rd must not be R15.
	Halfword	4	LDR{cond}H Rd, <a_mode3></a_mode3>	Rd := ZeroExtent[halfword from address]	Rd must not be R15.
	signed	4	LDR{cond}SH Rd, <a_mode3></a_mode3>	Rd := SignExtend[halfword from address]	Rd must not be R15.
	Doubleword	5E*	LDR{cond}D Rd, <a_mode3></a_mode3>	Rd := [address], R(d+1) := [address + 4]	Rd must be even, and not R14.
Load multiple	Pop, or Block data load		LDM{cond} <a_mode4l> Rn{!}, <reglist-pc></reglist-pc></a_mode4l>	Load list of registers from [Rn]	
	return (and exchange)		LDM{cond} <a_mode4l> Rn{!}, <reglist+pc></reglist+pc></a_mode4l>	Load registers, R15 := [address][31:1]	
				(§ 5T: Change to Thumb if [address][0] is 1)	
	and restore CPSR		LDM{cond} <a_mode4l> Rn{!}, <reglist+pc>^</reglist+pc></a_mode4l>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR	Use from exception modes only.
	User mode registers		LDM{cond} <a_mode4l> Rn, <reglist-pc>^</reglist-pc></a_mode4l>	Load list of User mode registers from [Rn]	Use from privileged modes only.
Soft preload	Memory system hint	5E*	PLD <a_mode2></a_mode2>	Memory may prepare to load from address	Cannot be conditional.
Load exclusive	Semaphore operation	6	LDREX{cond} Rd, [Rn]	Rd := [Rn], tag address as exclusive access	Rd, Rn must not be R15.
				Outstanding tag set if not shared address	
Store	Word		STR{cond} Rd, <a_mode2></a_mode2>	[address] := Rd	
	User mode privilege		STR{cond}T Rd, <a_mode2p></a_mode2p>	[address] := Rd	
	Byte		STR{cond}B Rd, <a_mode2></a_mode2>	[address][7:0] := Rd[7:0]	
	User mode privilege		STR{cond}BT Rd, <a_mode2p></a_mode2p>	[address][7:0] := Rd[7:0]	
	Halfword	4	STR{cond}H Rd, <a_mode3></a_mode3>	[address][15:0] := Rd[15:0]	
	Doubleword	5E*	STR{cond}D Rd, <a_mode3></a_mode3>	[address] := Rd, [address + 4] := R(d+1)	Rd must be even, and not R14.
Store multiple	Push, or Block data store		STM{cond} <a_mode4s> Rn{!}, <reglist></reglist></a_mode4s>	Store list of registers to [Rn]	
	User mode registers		<pre>STM{cond}<a_mode4s> Rn{!}, <reglist>^</reglist></a_mode4s></pre>	Store list of User mode registers to [Rn]	Use from privileged modes only.
Store exclusive	Semaphore operation	6	STREX{cond} Rd, Rm, [Rn]	[Rn] := Rm if allowed,	Rd, Rm, Rn must not be R15.
				Rd := 0 if successful, else 1	
Swap	Word	3	SWP{cond} Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp	
	Byte	3	SWP{cond}B Rd, Rm, [Rn]	temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp	

Addressing	Mode 2	Word and	Unsigned Byt	e Data Transfer

Addressing	Addressing Mode 2 - Word and Unsigned Byte Data Transfer					
Pre-indexed	Immediate offset	[Rn, #+/- <immed_12>]{!}</immed_12>				
	Zero offset	[Rn]	Equivalent to [Rn,#0]			
	Register offset	[Rn, +/-Rm]{!}				
	Scaled register offset	[Rn, +/-Rm, LSL # <shift>] {!}</shift>	Allowed shifts 0-31			
		[Rn, +/-Rm, LSR # <shift>] {!}</shift>	Allowed shifts 1-32			
		[Rn, +/-Rm, ASR # <shift>] {!}</shift>	Allowed shifts 1-32			
		[Rn, +/-Rm, ROR # <shift>] {!}</shift>	Allowed shifts 1-31			
		[Rn, +/-Rm, RRX]{!}				
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>				
	Register offset	[Rn], +/-Rm				
	Scaled register offset	[Rn], +/-Rm, LSL # <shift></shift>	Allowed shifts 0-31			
		[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32			
		[Rn], +/-Rm, ASR # <shift></shift>	Allowed shifts 1-32			
		[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31			
		[Rn], +/-Rm, RRX				

Addressing Mode 2 (Post-indexed only)

•			
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>	
	Zero offset	[Rn]	Equivalent to [Rn],#0
	Register offset	[Rn], +/-Rm	
	Scaled register offset	[Rn], +/-Rm, LSL # <shift></shift>	Allowed shifts 0-31
		[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR # <shift></shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31
		[Rn], +/-Rm, RRX	

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer

Pre-indexed	Immediate offset	[Rn, #+/- <immed_8>]{!}</immed_8>	
	Zero offset	[Rn]	Equivalent to [Rn,#0]
	Register	[Rn, +/-Rm]{!}	
Post-indexed	Immediate offset	[Rn], #+/- <immed_8></immed_8>	
	Register	[Rn], +/-Rm	

Addressing Mode 4 - Multiple Data Transfer				
Block loa	ad	Stack pop		
IA	Increment After	FD	Full Descending	
IB	Increment Before	ED	Empty Descending	
DA	Decrement After	FA	Full Ascending	
DB	Decrement Before	EA	Empty Ascending	
Block st	ore	Stack push		
IA	Increment After	EA	Empty Ascending	
IB	Increment Before	FA	Full Ascending	
DA	Decrement After	ED	Empty Descending	
DB	Decrement Before	FD	Full Descending	

Addressing Mode 5 - Coprocessor Data Transfer				
Pre-indexed	Immediate offset	[Rn, #+/- <immed_8*4>]{!}</immed_8*4>		
	Zero offset	[Rn]	Equivalent to [Rn,#0]	
Post-indexed	Immediate offset	[Rn], #+/- <immed_8*4></immed_8*4>		
Unindexed	No offset	[Rn], {8-bit copro. option}		

ARM archite	ARM architecture versions				
п	<i>n</i> ARM architecture version <i>n</i> and above.				
<i>n</i> T, <i>n</i> J	T or J variants of ARM architecture version n and above.				
М	ARM architecture version 3M, and 4 and above, except xM variants.				
nЕ	All E variants of ARM architecture version n and above.				
nE*	E variants of ARM architecture version n and above, except xP variants.				
XS	XScale coprocessor instruction				

Flexible Operand 2

. lokale operalia =		
Immediate value	# <immed_8r></immed_8r>	
Logical shift left immediate	Rm, LSL # <shift></shift>	Allowed shifts 0-31
Logical shift right immediate	Rm, LSR # <shift></shift>	Allowed shifts 1-32
Arithmetic shift right immediate	Rm, ASR # <shift></shift>	Allowed shifts 1-32
Rotate right immediate	Rm, ROR # <shift></shift>	Allowed shifts 1-31
Register	Rm	
Rotate right extended	Rm, RRX	
Logical shift left register	Rm, LSL Rs	
Logical shift right register	Rm, LSR Rs	
Arithmetic shift right register	Rm, ASR Rs	
Rotate right register	Rm, ROR Rs	

PSR fields	(use at least one suffix)		
Suffix	Meaning		
С	Control field mask byte	PSR[7:0]	
f	Flags field mask byte	PSR[31:24]	
s	Status field mask byte	PSR[23:16]	
x	Extension field mask byte	PSR[15:8]	

Condition Field					
Mnemonic	Description	Description (VFP)			
EQ	Equal	Equal			
NE	Not equal	Not equal, or unordered			
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered			
CC / LO	Carry Clear / Unsigned lower	Less than			
MI	Negative	Less than			
PL	Positive or zero	Greater than or equal, or unordered			
VS	Overflow	Unordered (at least one NaN operand)			
VC	No overflow	Not unordered			
HI	Unsigned higher	Greater than, or unordered			
LS	Unsigned lower or same	Less than or equal			
GE	Signed greater than or equal	Greater than or equal			
LT	Signed less than	Less than, or unordered			
GT	Signed greater than	Greater than			
LE	Signed less than or equal	Less than or equal, or unordered			
AL	Always (normally omitted)	Always (normally omitted)			

Processor Modes		Prefixes for Parallel Instructions		
16	User	S	Signed arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GE bits	
17	FIQ Fast Interrupt	Q	Signed saturating arithmetic	
18	IRQ Interrupt	SH	Signed arithmetic, halving results	
19	Supervisor	U	Unsigned arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GE bits	
23	Abort	UQ	Unsigned saturating arithmetic	
27	Undefined	UH	Unsigned arithmetic, halving results	
31	System			

Coprocessor operations	§	Assembler	Action	Notes
Data operations	2	CDP{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	
Alternative data operations	5	CDP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	
Alternative move	5	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MRRC{cond} <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	
Alternative two ARM register move	6	MRRC2 <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	
Alternative move	5	MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MCRR{cond} <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	
Alternative two ARM register move	6	MCRR2 <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	Cannot be conditional.
Load	2	LDC{cond} <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative loads	5	LDC2 <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	Cannot be conditional.
Store	2	<pre>STC{cond} <copr>, CRd, <a_mode5></a_mode5></copr></pre>	Coprocessor dependent	
Alternative stores	5	STC2 <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	Cannot be conditional.

Proprietary Notice

Words and logos marked with [®] or [™] are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001H

Change Log

Issue	Date	By	Change
А	June 1995	BJH	First Release
В	Sept 1996	BJH	Second Release
С	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release
F	Sept 2001	CKS	Sixth Release
G	Jan 2003	CKS	Seventh Release
Н	Oct 2003	CKS	Eighth Release